

The diagram illustrates a multi-processor system 100. At the top, four MSU (Main System Unit) blocks are labeled 102, 104, 106, and 108. These are interconnected in a mesh topology. Below the MSUs are four TLC M/I/F (TLC Main Interface/Fabric) blocks labeled 120, 122, 124, and 126. Each MSU is connected to all four TLC M/I/F blocks. The TLC M/I/F blocks are connected to a stack of sub-pods (110) and a stack of I/O pods (130). Sub-pod 110 is labeled 'SUB POD 0' and contains a TLC block 115 and four CPU blocks labeled 111, 112, 113, and 114. The I/O pod 130 is labeled 'I/O 0' and contains a 'DIRECT I/O BRIDGE' block connected to PCI BUS 0, PCI BUS 1, and PCI BUS 2.

FIG. 1




FIG. 2

09707625-110200




FIG. 3




FIG. 6

09707625-110700




FIG. 4




Fig. 5